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ABSTRACT 
A Series Connected Buck-Boost Regulator (SCBBR) that 
switches only a fraction of the input power, resulting in 
relatively high efficiencies. The SCBBR has multiple oper- 
ating modes including a buck, a boost, and a current limiting 
mode, so that an output voltage of the SCBBR ranges from 
below the source voltage to above the source voltage. 
(57) 
See application file for complete search history. 11 Claims, 5 Drawing Sheets 
T 
Q1 
--I 
Q3 
-I 
https://ntrs.nasa.gov/search.jsp?R=20060050045 2019-08-29T23:53:10+00:00Z
US. Patent May 9,2006 Sheet 1 of 5 US 7,042,199 B1 
Q1 
i 
Q3 
i 
’GND \ 
10 
O f  
f 
20 
P - GND iiL ( >LOAD 
BUS 
VOUT 
FIG. 1 
US. Patent May 9,2006 Sheet 2 of 5 US 7,042,199 B1 
'IN 
"IN 
1 DC-DC CONVERTER I 
T 
1_ 
'GND \ 
10' 
/ 
20' 
~L '-> VOUT 
U.S. Patent May 9,2006 Sheet 3 of 5 US 7,042,199 B l  
"IN OUT 
I DC-DC CONVERTER 
I 
T 
70" 20 " g L  
'-> 'OUT 
Frt3.6 
U.S. Patent May 9,2006 Sheet 4 of 5 US 7,042,199 B1 
f 
30 
Fl G . 7  
PWEX 
INPUT 
COMM 
P WM 
COMMANDS 
TO POWER 
SWITCHES 
Q1 -Q8 
Q9 
ON /OFF 
U.S. Patent 
I 2  
10 
8 
8 
E 6  < 
4 
2 
0 
May 9,2006 Sheet 5 of 5 US 7,042,199 B1 
(into output filter) 
80 I80 240 
Milliieconds 
320 400 
180 
150 
1 20 
B 309 
60 
30 
FIG. 9 
US 7,042,199 B1 
2 1 
SERIES CONNECTED BUCK-BOOST 
REGULATOR 
ORIGIN OF THEi INVENTION 
The invention described herein was made by an employee 
of the United States Government and may be manufactured 
and used by or for the Government for Government pur- 
poses without the payment of any royalties thereon or 
therefor. 
This application relates generally to DC-to-DC convert- 
ershegulators. More specifically, this application relates to a 
Series Connected Buck-Boost Regulator (SCBBR) that only 
switches a fraction of the input power, with the regulator 
having multiple operating modes including a buck, a boost, 
and a current limiting mode. 
BACKGROUND OF THE INVENTION 
Improvements in the efficiency and size of DC-DC 
converters and/or regulators have resulted from advances in 
components, primarily semiconductors, and improved 
topologies. To a lesser extent, improvements in passive 
components, topologies, and soft switching schemes have 
also provided benefits. This is even tme for linear regulators, 
where higher temperature components have reduced size 
and weight, and lower dropout voltage semiconductors and 
drive techniques have reduced the power loss. 
One topology which has shown very high potential in 
limited applications is the Series Connected Boost Unit 
(SCBU), wherein a small DC-DC converter output is 
connected in series with the input bus to provide an output 
voltage equal to, or greater than, the input voltage. Because 
only a fraction of the power throughput is switched by the 
DC-DC converter, the overall system efficiency is very 
high. But this technique is limited to applications where it is 
sufficient that the output voltage is never less than the input 
voltage. 
In the typical boost mode, the low voltage output of a 
small DC-DC converter is connected in series with the 
input voltage. The output voltage can then be adjusted h m  
essentially equal to the input voltage up to the input voltage 
plus the maximum output voltage of the DC-DC converter. 
For example, a regulator for a 100 volt 1 kw bus could be 
constructed with a DC-DC converter having a 100 volt 
nominal input, and a 0 to 10 volt output and a 100 watt, 10 
amp, rating. The configuration would allow regulating the 
output to up to 10% higher than the input, and yet only use 
switching and filtering components sized for 10% of the 
total rating, and it therefore offers greatly reduced size and 
power loss. The technique is very useful in situations where 
the input/output voltage ratio is relatively small, the output 
is always greater than the input, and isolation between the 
input and output is not required. 
The change from linear to switching regulators was 
revolutionary, and the power loss and therefore size of 
regulators made a large step decrease. Since then the single 
most significant parameter determining converter efficiency 
and size, for a given frequency, has been the h a  rating. The 
size of components to switch, transform, and filter is rela- 
tively independent of the topology, as the same amount of 
power is switched, rectified, and stored in filter components. 
The technique of partial power processing, wherein only a 
small fraction of the total output power is required to buck 
or boost the input to the desired output voltage, can signifi- 
cantly reduce the converter size and power loss. 
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For applications where output voltages equal to, or lower 
than, an input voltage are desirable, a buck converter is 
appropriate. However, it is desirable to have a converter 
design which provides a wide range of output voltages, both 
greater than, and lesser than, the input voltage. Further, high 
efficiency would be quite beneficial in such a design. The 
resulting buck-boost converter would thereby be quite useful 
in a wide variety of applications, including orbital or inter- 
planetary applications. 
SUMMARY OF THE INVENTION 
Provided is a series connected buck-boost regulator com- 
prising: a control circuit; a switching circuit for connecting 
to a source voltage; and an output circuit connected to the 
switching circuit and for outputting a load voltage. The 
control circuit controls the output circuit and the input 
circuit for operating the regulator in a plurality modes 
including: a current limiting (CL) mode, a buck mode; and 
a boost mode. Further, only a fraction of an output power of 
the regulator is switched by the switching circuit during one 
or both of the buck and the boost modes. 
Further provided is a series COM&& buck-boost regu- 
lator which has a control circuit and a transformer having a 
primary winding and a center-tapped secondary winding, 
wherein the center tap of the secondary winding is for 
connecting to a source voltage. 
The regulator also has a switching circuit controlled by 
the control circuit and for pulse-width-modulating the 
source voltage for inputting into the primary winding, with 
the switching circuit including four P W  switches con- 
nected in a bridge configuration with the primary winding 
connected to a center of the bridge. Each PWM switch has 
a diode connected in parallel. 
The regulator also has an output circuit controlled by the 
control circuit and C O M & ~ ~  to the secondary winding for 
outputting a load voltage, with the output circuit having two 
pairs of two series connected output switches connected in 
parallel. Again, each output switch also has a diode con- 
nected in parallel. 
Still further provided is the above regulator also having a 
first transformer diode connected to a terminal of the sec- 
ondary winding; a second transformer diode connected to 
another terminal of the secondary winding; and a trans- 
former shorting switch connected to the center tap of the 
secondary and also connected to the first and the second 
transformer diodes for shorting the secondary on command 
from the control circuit. 
Even further provided is the above regulator, wherein the 
PWM switches include a first switch, a second switch, a 
third switch, and a fourth switch, and further wherein the 
output switches include a fifth switch, a sixth switch, a 
seventh switch, and an eighth switch. 
During the boost mode, the control circuit of the above 
regulator is operated to continuously turn on the fifth switch 
and the sixth switch, and continuously turn off the trans- 
former shorting switch. 
Also during the boost mode, the control circuit of the 
regulator cycles througha plurality of boost states including: 
a first boost state wherein the first, fourth, and seventh 
switches are on and further wherein the second, third, and 
eighth switches are off; a second boost state wherein the 
seventh and eighth switches are on, and further wherein the 
first, second, thir4 and fourth switches are o@, and a third 
boost state wherein the second, third and eighth switches are 
on and further wherein the first, fourth, and seventh switches 
are OK 
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During the buck mode, the control circuit of the regulator tional buck converter to operate at very low output to input 
continuously turns on the seventh switch and the eighth voltage ratios, and it can also operate as a boost converter to 
switch, and continuously turns off the transformer shorting boost the output voltage above the input voltage. This 
switch. disclosure describes the operation and performance of an 
Also during the buck mode, the control circuit cycles 5 example SCBBR contigured as a bus voltage regulator 
through a plurality of buck states including: a h t  buck state providing dO% voltage regulation range, bus switching, 
wherein the &st, fourth, and sixth switches are on and and overload limiting, operating at up to, or even over, 98% 
further wherein the second, third, and fifth switches are 0% efficiency. 
a second buck state wherein the fiflh and sixth switches are The series connected buck-boost technique expands the 
on, and further wherein the first, second, third, and fourth 10 array of applications considerably by also allowing the 
switches are 0% and a third buck state wherein the second, output to be lower than the input. This allows essentially 
third, and fifth switches are on, and further wherein the first, twice the regulation range for a given size converter as 
fourth, and sixth switches are off. compared to either a buck or a boost converter, standing 
During the current l i t i n g  mode, the control Circuit of the alone. A circuit enhancement allows operation of the same 
regulator continuously turns off the first, second, third, and 1s converter in a more conventional buck mode, so that the 
fourth switches, and continuously tuns on the transfonner output can be regulated down to zero volts, if desired, 
shorting switch. allowing operation as a current limiting voltage regulation 
Also during the current limiting mode, the control circuit remote power controller (RPC). The only major restriction 
cycles through a plurality of CL states including: a first CL on the use of this device is that it does not typically offer 
state wherein the fifth, sixth, seventh, and eighth switches 20 inputloutput isolation in its normal application. 
are on; and a second CL state wherein the fifth, sixth, Note that in the description and accompanying figures, 
seventh, and eighth switches are off. only the primary components of the various embodiments of 
And further provided is the above regulator fuaher com- the SCBBR circuit are listed and/or shown. Peripheral 
prising: a freewheeling diode connected between the output components (such as filters, power supplies, and biasing 
circuit and a groun4 and an inductor for connecting the 25 circuits, for example) are not shown, but are well known in 
output circuit to a load. the art. 
Further, the control circuit of the above regulator can also FIG. 1 is a schematic showing the primary components of 
control a duty cycle of the pulse-width-modulation of the the SCBBR circuit. The switching circuit 10 includes four 
source voltage and also drives the output circuit such that the switches, Q,-Q4- Four diodes D1-D4 are also utilized in the 
output voltage can be vaned in a range from a minimum 30 switching circuit 10  as shown in FIG. 1 suchthat each switch 
voltage less than the source voltage to a maximum voltage Q, has a diode D, in parallel (where “n” ranges from 1-4). 
greater than the source voltage. The switching circuit 10 connects to a primary Tp of a 
Still further, the above regulator can also have some transformer T, as also shown in FIG. 1. The source voltage 
substantial fraction of the power input by the source voltage V,, is also connected to the switching circuit 10 as shown in 
not be pulse-width-modulated by the switching circuit dur- 35 the figure. 
ing one or both of the modes. The switching circuit 10 is used to pulse-width-modulate 
(PWh4) the input voltage V, for input into the primary 
windmg Tp of the transformer T. This PWM function of the 
switching circuit 10 is controlled by a control circuit 30 
FIG. 1 is a schematic diagram of one embodiment of the 40 (discussed below and shown in FIG. 8) which controls, 
invention; among other things, the action of the switches Q,. The 
FIG. 2 is a schematic diagram of another embodiment of control circuit 30 % d e r  controls a duty cycle of the PWM 
the invention; (i.e., the length of time the switches stay odoff). In this way, 
FIG. 3 is a block diagram showing the boost mode the input voltage V, is converted into a PWM voltage input 
concept applied to a DC-to-DC converter; 45 into the primary Tp for conversion by the transformer T into 
FIG. 4 is an effective schematic showing the implemen- a secondary voltage in the secondary winding T,. (note that, 
tation of the boost mode concept of FIG. 3; under some operating modes--e.g., the buck mode dis- 
FIG. 5 is a block diagram showing the boost mode cussed below-the primary T, acts as a secondary, whereas 
concept applied to a DC-to-DC converter; the secondary winding Ts acts as a primary). 
FIG. 6 is an effective schematic showing the implemen- 50 An output circuit 20 is also shown in FIG. 1. A secondary 
tation of the buck mode concept of FIG. 5; voltage is generated in the secondary winding T, of the 
FIG. 7 is an effective schematic showing the implemen- transformer T by the PWM of V,, by the input circuit 10. 
tation of the current limiting mode concept; This secondary voltage is input into the output circuit 20 by 
FIG. 8 is a schematic diagram showing the control circuit the connections as shown in the figure. The input voltage V,, 
of still another embodiment of the invention; 5s is also input into a center tap of the secondary winding T, of 
FIG. 9 is a graphical plot of the output voltage and current the transformer T, thus allowing some input power to bypass 
curves of a prototype implementation of the invention using the switching circuit 10, and thereby increasing the overall 
closed loop regulation. efficiency of the SCBBR. 
The output circuit 20 has four switches, Qs-Qs. Four 
60 diodes D,-D, are also utilized in the output circuit 20 as 
shown in FIG. 1 such that each switch Q, has a diode Dm 
in parallel (where “m” ranges from 5-8). The switches Q, 
The Series Connected Buck-Boost Regulator (SCBBR) of the output circuit are also controlled by the control circuit 
concept extends partial power processing technique used in 30 (as discussed below). -4 fteewheeliig diode D. which 
the SCBU to applications where the desired output voltage 65 typically operates as an uncontrolled switch, and an lnductor 
can be higher and/or lower than the input voltage. The L are also used in the output circuit 20 as shown in the figure. 
implementation described herein can operate as a conven- In this manner the output circuit outputs a load voltage Vzn. 
BRIEF DESCRIPTION OF THE DRAWINGS 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
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FIG. 2 shows the circuit of FIG. 1 with additional com- output voltage. When it is connected “backwards” (similar 
ponents to provide additional functionality to the SCBBR. to as shown by FIG. 5) it decreases (bucks) the output 
Switch Q and diodes D9 and D,, are added as shown in the voltage. In the boost case, the battery would be discharged 
figure to enable the current limiting mode described in more as would be expected, but in the buck case the battery would 
detail below. The switch Q9 will also typically be controlled 5 be charged (and eventually overcharged). The use of a 
by the control circuit 30. DC-DC converter allows a continuous process. 
Preferably, all of the switches will be implemented using Note the scBBR, the and output voltages are 
semiconductor switches, such as FETs, for example. Other always positive and that the SCBBR input and output semiconductor switches may also be used, as the application currents are always positive. However, in terms of the requires. High efficiency and low power consumption of the 10 
switches are desirable characteristics. other types of DC-DC converter within the SCBBR, the voltage on the 
having low power consumption .&high efficiency input bus side is always positive and the current in the output 
be used. side of the DC-DC converter itself is positive in the boost 
The operation of the circuit is described best by separating 1s mode and negative in the buck mode, and the voltage at the 
the modes of operation and describing them individually, OUtpUt bus side Of the DC-DC converter itself will be 
hereinbelow: positive for the boost mode and negative for the buck mode. 
A diagam of the power flow in the boost mode is shown The effective schematic for buck mode operation is shown 
in the block diagram of FIG. 3. In the boost mode, the output in FIG. 6 (which does not show the switches and/or diodes 
of a low voltage converter is added in series with the input 20 that are always conducting and/or always off). Many of the 
voltage to provide an output voltage equal to or grater than same components used for the boost converter are used for 
the input. Thus, Power from the ConVerta is added to the the buck converter, although in different roles. The center- 
output to increase the voltage. tapped side of the transformer T,: which was the secondary 
The SCBBR boost implementation described as an in the boost mode acts as a primary (whereas the primary Tp 
example uses a full-bridge input stage and a Center 25 acts as a sccondaxy in this mode). The rectifier diodes of the 
transformer-rectifier output stage as shown in the effective boost converter are replaced by switches. the actual 
traits that can operate at the desired switching cycle can also bus side is Positive, but the the bus 
schematic Of FIG. 4 (Which does not Show the switches application the buck mode switches are in series with 
that are conducting Off). 
Off 
the boost mode rectifiers, as shown in FIGS. 1 and 2.) The 
switches, which switched the primary of the transformer in When the PrinlarY side switches Ql-Q, are 
the boost mode, now function as a full-wave bridge rectifier there is no voltage across the primary T, of the transformer 30 T, and the input voltage V,, is connected to the output using the body diodes (or synchronous rectification with the through an input filter, the secondary of the transformer, the switches). rectifier diodes, and an output filter. 
When the switches of the input bridge are conducting, a If the t r ~ f O r m e r  Voltage Was less than 1:1, a negative 
voltage is impressed on the secondary T, of the transformer 35 output voltage could be generated, and the net power flow in 
T. The instantaneous output at the rectifiers D7 & D, is the the SCBBR would be back to the inputs although that is not 
input voltage V,, plus the transformer secondary voltage, contemplated as a primary use of the device. The SCBBR 
which is equal to the input voltage divided by the trans- can also operate in a mode where the power flow is from the 
former turns ratio. By varying the PWM duty cycle from 0 output to the input if synchronous rectification is used at all 
to 100% the average output V, can be controlled between points, and it makes some sense for use as a “regenerative” 
a minimum of the input voltage, and a maximum of the input sort of application. This ability will be discussed below. 
Plus the boost Provided by the transformer’s set- 
smoothes the Output and the 
Continuing the disc~ssion of the buck mode shown in 
FIGS. 5 & 6, the output voltage of the DC-DC converter 
conduction losses in the 45 is recirculated back to the input bus ofthe SCBBR, Varying 
Ondary Output. The Output 
average Output 
the duty cycle of the switches controls the ratio between the 
input and output voltage of the converter. Since the input bus 
voltage fixes the output voltage of the DC-DC converter, 
The turns ratio for the prototype design was chosen to be 2:1, the effect of varying the duty cycle is to vary the voltage 
allowing the output to be boosted up to 150% of the input. 50 drop between the input bus and the SCBBR output voltage. 
However, Practical ~WJX (and/or duty Cycle) can The switching action of the two switches in the buck 
be chosen, as desired. converter of FIG. 6 might also be considered unusual in that 
The buck mode of the SCBBR operates in a very different they are controlled such that either one or both switches are 
mode, but uses essentially the same components as the boost always tamed on, they are both never off simultaneously, 
mode. The power flow of the buck mode is as shown in the 5s even during the switching cycle. It is a current fed mode of 
block diagram of FIG. 5. The input voltage is greater than operation. When both switches are conducting there is no 
the desired output voltage. The concept of operation is that voltage drop (except the small conduction losses) across the 
the hput of a DC-DC converter is connected in series, with input of the D C D C  converter, so the output voltage of the 
opposed polarity to the SCBBR input bus, and the output of SCBBR is equal to its input voltage. When one switch is 
the DC-DC converter is connected in parallel with the 60 open, the voltage across the transformer output will be equal 
SCBBR input bus. to the SCBBR input bus voltage since it is clamped to that 
The voltage drop across the input of the DC-DC con- value by the bridge rectifiers. Therefore the input voltage 
verter reduces the SCBBR output voltage, and the power across the converter will be equal to the input bus voltage 
associated with this voltage drop is returned to the input bus divided by the transformer turns ratio. Varying the duty 
by the DC-DC converter. The operation is similar to 65 cycle controls the average voltage dropped across the 
placing a battery in series with the input bus, in one direction DC-DC converter, and therefore the SCBBR output volt- 
(similar to as shown by FIG. 3) it increases (boosts) the age. 
filters and rectifiers, will be: 
V.,= v,+V,,*(PJVd Duty Cycie)/(Turns Ratio) 
US 7,042,199 B1 
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The SCBBR output voltage in the buck mode can be 
computed as: 
Vo6,=V,,,-V,,*(PKU Duty Cycle)l(Turns Ratio) 
Where a PWM Angle of 0 has the switches closed all the 
time and an angle of 100% corresponds to each switch being 
closed 50% of the time. Except for the sign in the equation, 
this equation is identical to the one for the boost mode. By 
redefining the duty cycle for maximum buck to be -100%, 
the equations become identical, and for a 2:l turns ratio 
transformer, the output can be varied from 50% to 150% of 
the input voltage. 
The third mode of operation, the Current Limiting (CL) 
mode, an effective schematic of which is shown in FIG. 7, 
uses many of the components used in the boost and buck 
modes, as well as some additional components. It uses a 
completely different mode of switching, and allows opera- 
tion down to 0 output voltage to allow an increased oper- 
ating range, and particularly an OFF mode and turn-on/ 
overload limiting function. In the CL mode the primary or 
full wave bridge side of the converter switches serve no 
purpose, and they are all tuned off. The switches Qs-Qs, also 
used for the buck mode on the output bus side of the 
converter, are switched simultaneously, with Q5/Q7 and 
QiQ8 each effectively acting as one switch and the trans- 
former has no voltage across it. A diode is added between the 
FET switches and common, and the FET switches, the 
diode, and the output inductor function as a conventional 
buck converter as shown in FIG. 7. The transformer has no 
function in this mode, and in fact is shorted by an auxiliary 
switch (Q9 in FIG. 2) to reduce voltage transients. 
In this CL mode, the output voltage can be computed as: 
Vou,= V,,*(PKU Angle) 
Although the form of this equation is quite different from 
the boostand buck mode equations given previously, the over16 (ideal) or a slight underlap wherein for a small 
output voltage is still defined only by the input voltage and command range neither boost nor buck mode PWM com- 
P w  angle, and the o ~ t p ~ t  can be controlled between 0 m a  are generated, without significantly affecting the 
volts and the input voltage. Acmab', the range in this mode 40 circuits' performance. A lower level PWM comand input 
overlaps the range in the SCBBR buck mode, but with is used to generate PWM comands for the Current Limit 
typically lower efficiency and higher ripple currents in the mode. ~n additional circuit in the logic decides when the 
filters. In the prototype, the switching frequency is increased commands are low enough to use the current Limit 
for Operation in the cL mode to reduce the current instead of the buck mode, and switches logic to prevent buck 
The current limit mode is typically Useful only during turn 45 mode pWM commands and enable current limit mode PWM 
on and overload conditions, or if the output voltage must be commanh. 
lower than that that can be obtained with the SCBBR . also on a power 
operating in buck mode. Also, the equation is only valid for switch which effectively &ofis the power to 
continuous conduction where the inductor L current never reduce voltage on the power switches during the 
goes to 0. so current l i t  mode. The mode switching between the current 
Essentially, overlaying the boost, buck, and current limit limit mode and the buck and boost modes incorporates 
mode effective schematics reveals the complete SCBBR hysteresis to eliminate any indecision as to which operating 
schematic, as previously ~ ~ S C U S S ~ ~  and shown in FIG. 2. mode to use caused by noise near the emit ion point. 
This discussion has heretofore assumed that the input and The switching sequence goes through four states in the 
output currents of the SCBBR are always positive. However, ss boost and buck modes, and 2 states in the current limitkg 
if synchronous rectification is used on both sides of the 
DC-DC converter, then current flow can be in either 
direction. This can be very useful because the magnetizing 
current of the transformer can be supplied from the input 
source, otherwise there would be a minimum output current 60 
(that required to magnetize the transformer) below which the 
SCBBR buck mode would not operate. Switches that can Boost Mode State A: ON OFF ON ON ON OFF OFF 
conduct in both directions are already desireable on two of Boost Mode state B: OFF OFF ON ON ON ON OFF 
the switches on the SCBBR output. The logic to control the iz:i E:& g: g .  Ti 
primiXY switches is StraightforWard (and discussed below), 65 Buck Mode state A: ON OFF OFF ON ON ON OFF 
and provides the magnetizing current discussed above. By BuckMode State B OFF OFF ON ON ON ON OFF 
also using active switches in the other two positions, the 
ne switch to the current firnit 
mode, as shown in the following table: 
Q1. Q21 
MODEISWE 44 Q3 Qs Q.5 47 Qs % 
8 
output the e5ciency will increase (synchronous rectifica- 
tion), and the SCBBR can operate in a regenerative mode 
wherein power is actually returned to the source from the 
load The regenerative operation in the CL mode is possible 
s if the free wheeling diode D,is replaced with a switch. 
Finally, various output filter designs can be utilized for 
smoothing the output voltage for load protection and/or 
regulation. In addition, input filters can be added to the 
device, if necessary, to smooth the input voltage as well. 
The control circuitry, an example of which is shown inthe 
schematic of FIG. 8, can consist of 3 Pulse Width Modula- 
tors A, B, & C, one for each mode, and a mode switching 
circuit D to switch between either the Current Limit or the 
Buck and Boost Modes. Steering logic 35 is included to 
is supply the proper PWh4 pulses to the appropriate power 
switches QI-Qs. The steering logic circuit could utilize 
digital logic to connect the PWM signals and the mode 
command from the comparators (in the pulse width modu- 
lators) to the appropriate switches as defined in the logic 
20 table (given below). A single analog PWM input command 
is input to the circuit. The PWM command can be generated 
from voltage and current regulating circuitry (not shown) 
used to control the voltage ration between the input bus and 
the output bus. Typically, Ref A>Ref B>Ref C>Ref D. The 
2s control for switch Q is not shown in the diagram, but can 
be similarly implemented. 
The highest PWM command signals produce boost mode 
PWM commands to the switches. Intermediate level com- 
mands produce Buck mode PWM signals. Normally, the 
30 circuit operates in either the boost or buck mode, but for 
input to output voltage ratios of nearly 1, the circuits may 
operate in both modes simultaneously. 
The steering logic is set up so that the PWM switching 
commands in these two modes intersperse with each other 
35 without interference. Thus there can be either a slight 
overlaD in control ranEe wherein both modes co-exist, zero 
io 
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added to accomplish this. The first an instantaneous over- 
current sense at twice rated current to shut off all switches 
and limit the peak current into the output filter. The second 
is a linear proportional pus integral current regulation loop 
Qs Q6 Q7 Q8 Q9 5 at 1.5 timesratedcurrenttocontrolthePWMangleuntilthe 
Buck Mode state c: OFF ON ON OFF ON ON OFF output voltage recovers ani! the voltage regulator takes over. 
Buck Mode State D: OFF OFF ON ON ON ON OFF Implementation of these loops was successful as illustrated 
CLModeStateA OFF OFF ON ON ON ON ON 
ing a large capacitor as a transient load while running at 
IO rated current. The capacitor is 100 times the output filter 
States A and C in the boost and buck modes range from capacitance so the output voltage collapses almost com- 
0 to 50% duty cycle, and at the boost and buck modes can pletely. The insmtanmus overcurrent sensing limits the 
be running simultaneously as long as the total duty cycle of initial spike of current (into the filter), and then the SCBBR 
both modes is less than 50%. In the current limit mode, the runs under current limit until the capacitor is charged. The 
duty cycle of either state can be 0 to 100%. Depending on 15 current sensing and the data plotted are the current into the 
the control logic employed, the buck modes and the CL output filter. This is the same as the currents that is in the 
modes can be executing simultaneously, if desired, or the output switches, and it is the critical current to be controlled 
control system can switched discretely between these for protection of the SCBBR. 
modes. The invention has been described hereinabove using 
20 specific examples; however, it will be understood by those 
skilled in the art that various alternatives may be used and Prototype Regulator 
the circuit is optimized for low losses. As such, the design described her&., without deviating from the scope of the 
can use rather large semiconductors and magnetic compo- invention. Modifications may be necessary to adapt the 
nents, and a relatively low switching frequency. Smaller 25 invention to a particular or to particular needs 
components can be used where a small, compact size is without departing from the scope of the invention. It is 
desired (although efficiency may suffer). intended that the invention not be limited to the particular 
Acurrent development of the SCBBR is for an application implementation described herein, but &at the claims be 
as a he1 cell regulator. The pmtotype SCBRR is being tested given their broadest interpretation to cover all embodi- 
with a simulated fuel cell scaled at 50% of the voltage and 3o merits, literal or equivalent, covered thereby. 
10Y0 of the current rating of the intended fuel cell. The target 
fuel cell is rated at 10 kw, 340 volts no load (170 for the 
simulator), 200 volts full load (100 volts for the simulator), '. A series buck-boost comprising: 
at 50 amps (5 maps for the simulator). The intended load is 
a 270-volt (135 volts for the simulated system) bus. The 35 
efficiency of the doesn't fall greatly until about 
10% load. The power loss is a relatively constant 2 to 3 watts 
below 50% power. These efficiencies are for the power stage 
only, the control power requirement, including gate drive, of 
the prototype is 3 to 4 watts. 
The DC resistance of the series connected components of 
the prototype (the input filter, the transformer secondary, the 
secondary switches, and the output filter) is 0.15 ohms, 
accounting for 0.25% loss at 2 amps, and 0.6% loss at 5 
switching losses or resistive losses in the primary and 
magnetic components core losses. 
Voltage regulation in a converter is primarily a measure of 
the performance of the voltage regulation feedback loop. 
The regulation can be as good as the regulator, independent 50 
of the transfer characteristics of the converter. However, the 
preceding discussion discussed the transfer functions of this 
converter and the similarity of them throughout the three 
determined based on the input voltage, the transformer ratio, 55 
and the PWM angle. Open loop regulation generally con- 
times into the current limit mode also, but not as accurately. 
A closed loop regulator is also included on the prototype 
SCBBR. Its only function is to trim out the remaking output 
errors, so its control range can be limited to altering the 60 
output voltage only a few percent, and it can use only the 
integral of the voltage error. Transient response, and damp- 
ing, can be provided by the open loop pa% which simplifies 
the design of the integral controller path. 
source, and to be usefbl in a real system the ability to limit 
currents into an overload is desired. Two circuits can be 
-continued 
QI, Q2, 
MODEISTATE 
CL Mode state B: OFF OFF om OFF OFF om ON in FIG. 9, which shows the *Om 
High efficiency is possible the SCBBR if equivalents may be substituted for elements or steps 
What is 
a 
a switching circuit for 
an output circuit connected to said switching circuit and 
for outputting a load voltage, wherein 
said control circuit controls said output circuit and said 
input circuit for operating said regulator in a plurality 
of modes including: 
a current limiting (CL) mode; 
a buck mode; and 
a boost mode, 
is: 
circuit; 
to a Source 
40 
wherein Only a fraction Of an Output power Of said 
one or both of the buck and the boost modes; and 
a transformer having a primary winding and a center- 
tapped secondary winding, wherein the center tap of 
said secondary winding is for connecting to the source 
winding is 'On- 
nected to said switching circuit, and further wherein 
said secondary winding is connected to said output 
circuit. 
amps load. Two-thir&j of the loss at full load is due to 45 regulator is switched by said switching circuit during 
and wherein said 
different modes, implied that the output voltage could be 2. A series ~onnected buck-boost regulator comprising: 
a 
a switching circuit for connecting to a source voltage; 
an output circuit Connected to said switching circuit md  
said control circuit controls said output circuit and said 
circuit for operating said regulator in a Plurality 
circuit; 
for outputting a load voltage, wherein 
of modes including: 
a current limiting (CL) mode; 
a buck mode; and 
a boost mode, 
wherein only a fraction of an output power of said 
regulator is switched by said switching circuit during 
one or both of the buck and the boost modes; 
As discussed so far, the SCBBR is typically a stiff voltage 65 
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and wherein said switching circuit includes a first 
switch, a second switch, a third switch, and a fourth 
switch in a bridge configuration, and further wherein 
said output circuit includes a series connected fifth 
and sixth switch connected to a series connected 5 
seventh and eighth switch. 
3. The regulator of claim 2, wherein, during said boost 
mode, said control circuit continuously turns on said fifth 
switch and said sixth switch, and further wherein said 
control circuit cycles through a plurality of boost states 10 
including: 
a first boost state wherein the first, fourth, and seventh 
switches are on and further wherein the second, third, 
and eighth switches are oQ 
switches are on, and M e r  wherein the first, second, 
ninth switch, and further wherein said control circuit cycles 
through a plurality of boost states including: 
a first boost state wherein the first, fourth, and seventh 
switches are on and fuaher wherein the second, third, 
and eighth switches are 0% 
a second boost state wherein the seventh and eighth 
switches are on, and fitrther wherein the first, second, 
third, and fourth switches are 0% and 
a third boost state wherein the second, third and eighth 
switches are on and further wherein the first, fourth, 
and seventh switches are 0% 
and wherein, during said buck mode, said control circuit 
continuously turns on said seventh switch and said eighth 
switch, and continuously turns off said ninth switch, and 
a second boost state wherein the seventh and eighth 15 further wherein said control circuit cycles through a plurality 
of buck states includinR: 
third, and fourth switches are 0% and 
a third boost state wherein the second, third and eighth 
switches are on and further wherein the first, fourth, 
and seventh switches are off. 
4. The regulator of claim 2: wherein, during said buck 
mode, said control circuit continuously turns on said seventh 
switch m d  said eighth switch, and further wherein said 
control circuit cycles through a plurality of buck states 
a first buck state wherein said first, fourth, and sixth 
switches are on and further wherein said second, third, 
and fifth switches are off; 
a second buck state wherein said fifth and sixth switches 
are on, and further wherein said first, second, third, and 30 
fourth switches are 0% and 
a third buck state wherein said second, third, and fifth 
switches are on, and further wherein said first, fourth, 
and sixth switches are off. 
5. The regulator of claim 2, wherein, during said current 35 
20 
including: 25 
limiting mode, said control circuit continuously turns off 
said first, second, third, and fourth switches, and further 
wherein said control circuit cycles through a plurality of CL 
states including: 
a first CL state wherein said fifth, sixth, seventh, and 40 
a second CL state wherein said fifth, sixth, seventh, and 
6. The regulator of claim 2, further comprising a ninth 45 
eighth switches are on; and 
eighth switches are off. 
switch connected to said secondary winding which is turned 
off by said control circuit during said boost and said buck 
modes, but is turned on during said CURRENT LIMITING 
mode to short out said secondary winding. 
7. The regulator of claim 2, wherein each switch has a 
diode placed in parallel. 
S. The regulator of claim 7, further comprising: 
a ninth switch connected to said center tap of said 
secondary winding which is turned off by said control 
circuit during said boost and said buck modes, but is 55 
turned on during said CURRENT LIMITING mode to 
short out said secondary winding; 
a freewheeling diode connected between said output 
circuit and a ground; 
a first transformer diode connecting a terminal of said 60 
secondary to said ninth switch; 
a second transformer diode connecting another terminal 
of said secondary to said ninth switch; and 
an inductor for connecting said output circuit to a load. 
9. The regulator of claim 8, wherein, during said boost 65 
mode, said control circuit continuously turns on said fifth 
switch and said sixth switch, and continuously turns off said 
a first buck state wherein said first, fourth, and sixth 
switches are on and further wherein said second, third, 
and fifth switches are off; 
a second buck state wherein said fifth and sixth switches 
are on, and further wherein said first, second, third, and 
fourth switches are 0% and 
a third buck state wherein said second, third, and fifth 
switches are on, and further wherein said first, fourth, 
and sixth switches are 0% 
and further wherein, during said CLJRRENT LIMTING 
mode, said control circuit continuously turns off said 
first, second, third, and fourth switches, and continu- 
ously turns on said ninth switch, and further wherein 
said control circuit cycles through a plurality of CL 
states including: 
a first CL state wherein said fifth, sixth: seventh, and 
a second CL state wherein said fifth, sixth, seventh, and 
10. A series connected buck-boost regulator comprising: 
a control circuit; 
a switching circuit for connecting to a source voltage; 
an output circuit connected to said switching circuit and 
for outputting a load voltage, wherein 
said control circuit controls said output circuit and said 
input circuit for operating said regulator in a plurality 
of modes including: 
a cumnt limiting (CL) mode: 
a buck mode; and 
a boost mode, 
wherein only a fraction of an output power of said 
regulator is switched by said switching circuit during 
one or both of the buck and the boost modes; 
eighth switches are on; and 
eighth switches are off. 
and 
a transformer having a primary winding and a center- 
tapped secondary winding, with the center tap for 
connecting to the source voltage, wherein 
said switching circuit includes a first switch, a second 
switch, a third switch, and a fourth switch in a bridge 
configuration, said primary winding of said transformer 
connected to a center of said bridge, and further 
wherein 
said output circuit includes a series connected fifth and 
sixth switch connected to a terminal of said secondary 
winding and connected to a series connected seventh 
and eighth switch connected to another terminal of said 
secondary winding, and also wherein 
a ninth switch is included in said regulator for shorting out 
said transformer secondary winding on command from 
said control circuit. 
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11. The regulator of claim 10, wherein, during said boost 
mode, said control circuit continuously turns on said fifth 
switch and said sixth switch, and continuously turns off said 
ninth switch, and further wherein said control circuit cycles 
through a plurality of boost states including: 
a first boost state wherein the first, fourth, and seventh 
switches are on and further wherein the second, third, 
and eighth switches are 0% 
a second boost state wherein the seventh and eighth 
switches are on, and further wherein the first, second, 10 and further Wherein, 
third, and fourth switches are off; and 
switches are on and M~~ 
and seventh switches are 0% 
a first buck state wherein said first, fourth, and sixth 
switches are on and further wherein said second, third, 
and fifth switches are off; 
a second buck state wherein said fifth and sixth switches 
are on, and further wherein said first, second, third, and 
fourth switches are o a  and 
a third buck state wherein said second, third, and fifth 
switches are on, and further wherein said first, fourth, 
and sixth switches are 0% 
said CURRENT LIMITING 
mode, said control circuit continuously turns off said first, 
second, third, and fourth switches, and continuuusly turns on 
said ninth switch, and further wherein said control circuit 
cycles through a plurality of CL states including: 
a first CL state wherein said fifth, sixth, seventh, and 
5 
a third boost state wherein the second, third and eighth 
fie first, fourth, 
and wherein, during said buck mode, said control circuit lS 
continuously turns on said seventh switch and said eighth 
switch, and c o n ~ u o u s ~ y  turns off said and 
further wherein said control circuit cycles through a plurality 
of buck states including: * * * * *  
eighth switches are on; and 
eighth switches are off. 
a second CL state wherein said fifth, sixth, sex7enth and 
